We study low-frequency noise in current passing through quantum point contacts fabricated from several GaAs/AlGaAs heterostructures with different layer structures and fabrication processes. In contrast to previous reports, there is no gate-dependent random telegraph noise (RTN) originating from tunneling through a Schottky barrier in devices fabricated using the standard low-damage process. Gate-dependent RTN appears only in devices fabricated with a high-damage process that induces charge trap sites. We show that the insertion of AlAs/GaAs superlattices in the AlGaAs barrier helps to suppress trap formation. Our results enable the fabrication of damage-resistant and thus low-noise devices.
fabricated [19] ; however, the anticipated noise reduction has not yet been demonstrated.
In this paper, we study the effects of the layer structure and fabrication process on the low-frequency current noise in QPC devices fabricated from GaAs/Al 0.3 Ga 0.7 As modulationdoped heterostructures at 4.2 K to clarify the origin of the noise. Specifically, in addition to the standard delta-doped structure, we examined a structure in which AlAs/GaAs superlattice (SL) barriers are inserted above and below the delta-doping layer-if the current leakage through the Schottky barrier is the prime contributor to the charge noise, the noise should be suppressed by employing the SL barriers, as suggested in Ref. 15 . As opposed to previous reports [14, 15] and the above expectation, we found the noise in our devices to be nearly V g independent and unaffected by the SL barriers. On the other hand, devices fabricated using a high-damage process that induces charge trap sites exhibited strongly V g -dependent noise characterized by random telegraphic behavior. We show that the inclusion of SL barriers helps to suppress the formation of trap sites and, accordingly, reduce the process-induced V g -dependent noise. Our results pave the way to obtaining stable gated nanostructures without bias cooling or a global top gate and assist in the fabrication of damage-resistant devices.
We examined the use of devices with QPC and double quantum dot (DQD) gate layouts, as shown in Fig. 1(a) and (b), respectively, to measure the charge noise. A QPC device is defined by applying the same gate voltage V g to the center gate C and one of the finger gates Q i (i = 1-4). The gap between C and Q i ranges from W = 190 to 280 nm (in 30-nm steps), which allows the in-situ comparison of QPCs with different operation gate voltages. For the DQD-type devices, a QPC was formed by applying the same V g to two of eight gates, where the operation voltage was varied by activating a different gate pair. We examined three kinds of layer structures with conduction band profiles as schematically shown in Fig. 1(c) -(e). Type-I is a standard delta-doped structure [ Fig. 1(c) ]. In type-II, 10-nm-thick AlAs/GaAs (2.1 nm/0.56 nm) SL barriers are inserted above and below the delta-doping layer [ Fig. 1(d) ]. A uniform-doped structure (type-III) was also examined [ Fig. 1(e) ].
The samples we investigated and the wafers we used are listed in Table I together with   their properties. In addition to the standard process that we use to fabricate QPC and DQD devices, we also examined the effects of a high-damage process by additionally employing intense UV ozone cleaning at 100
• C for 3 minutes prior to the electron-beam lithography.
While this eliminates the remaining photoresist and facilitates the lift-off process, it also induces considerable damage, as evidenced by the decrease in the carrier density and the mobility (sample E, Table I ). For the structure with the SL barriers, the same process had much less effect on the carrier density and the mobility (sample F, Table I ), which we discuss later. All measurements were performed at 4.2 K. Unless otherwise noted, the results presented below were obtained from devices fabricated with the standard process. As shown in Fig. 3 , the insertion of the SL barriers did not reduce the noise level in our devices (type-II). The independence of the charge noise as regards the presence or absence of the SL barriers lends support to the above conjecture that tunneling through the Schottky barrier is irrelevant to the noise observed in our devices. The behavior of the sample fabricated from the uniform-doped structure (type-III) is similar to that of the other samples.
Another important feature of our data is that it is free from random telegraphic, or switching behavior, even for large negative V g values, as seen in Fig. 2(a) . Indeed, we observed no switching noise, or random telegraphic noise (RTN) for measurements obtained over a number of hours. This was true for all the devices that we examined that were fabricated with the standard process, independent of the type of layer structure or doping.
Note that RTN appears when only a few trap sites located near the QPC are the prime contributors to the charge fluctuation. The absence of RTN in our devices, combined with the low noise level at a large negative V g , implies that in our devices there is no trap site available for tunneling electrons near the QPC. This also suggests that switching noise due to tunneling through a Schottky barrier is not necessarily inherent to GaAs-based modulationdoped structures.
The absence of RTN in our devices in turn suggests the existence of extrinsic origins of RTN. To explore this possibility, we examined the effects of process-induced charge traps by additionally employing intense UV ozone cleaning prior to the electron-beam lithography.
This process induces charge trap sites, as evidenced by the significant decrease in the mobility (sample E, Table I ). As shown in the inset to Fig. 4(a) , we did observe RTN in the device fabricated with the intense UV cleaning. In Fig. 4(a) , we plot ∆V g of this device as a function of V g and compare it with the results obtained for a device fabricated from the same wafer using the standard process. The intense UV cleaning induced strongly V g -dependent noise that increased rapidly below −0.5 V, which confirms the link between strong V g dependence and random telegraphic behavior.
Interestingly, we found that the SL barriers played an unexpected role that would allow us to make devices much more resistant to damage from processing. As shown in Table   I , the inclusion of SL barriers (sample F) attenuates the deleterious effect that processing has on carrier density and mobility. This is particularly clear for the mobility, which differs by almost one order of magnitude. This result clearly shows that the SL barriers help to suppress the formation of trap sites. The reduced trap density is also evident in the noise behavior. In contrast to the results for the samples without SL barriers, ∆V g is barely affected by the high-damage process and remains almost V g independent as shown in Fig. 4(b) . It is possible that the SL barriers block tunneling through the Schottky barrier and thereby suppress the V g -dependent RTN. In the present case, however, it is more likely that the reduced RTN is due to the lower trap density, as clearly demonstrated by the electron density and the mobility (Table I) . Although the exact mechanism for the suppressed trap formation is unknown, our finding enables the fabrication of damage-resistant and thus low-noise devices.
Finally, we discuss the origin of the V g -independent noise observed in the samples fabricated with the standard low-damage process. In the samples fabricated with the highdamage process, the spatial range over which the trap sites relevant to the RTN are distributed can be crudely estimated from the size of the current step at each switching event.
In our DQD-type devices, the operating voltage of the QPC charge sensor shifts by 1.3 (0.9) mV (data not shown) when one electron is added to or removed from the QD on the near (far) side about 300 (400) nm from the QPC. Since the observed RTN corresponds to a shift in the QPC operating voltage a few times larger than these values, we can estimate that the relevant trap sites are distributed within ∼ 100 nm of the QPC. This estimate, which also implies that the relevant trap sites are located close to the split gate, is consistent with the noise being strongly V g dependent. In turn, it follows that the V g -independent noise dominant in our devices fabricated with the standard process is due to charge hopping taking place at distant sites distributed over a much wider spatial range. This picture is consistent with the absence of switching behavior and V g dependence. As we discussed above, vertical tunneling through the AlGaAs (or SL) barrier is unlikely to be its origin. We therefore speculate that charge hopping within the remote-doping layer is the most likely cause of the V g -independent noise. However, we do not know why the noise level differs among wafers with the identical doping (compare samples A, B, and C in Fig. 3 , which all have the same doping level). Indeed, even though device E has high charge trap density, it shows lower noise than sample F at V g = −0.4 V, where RTN is absent (Fig. 4) . This result may be attributed to the difference in the starting material. If so, it implies that these process-induced traps do not contribute to the V g -independent noise. A further investigation is necessary to clarify the origin of the V g -independent noise.
In summary, we identified two types of low-frequency noise in GaAs/AlGaAs QPCs dis- Table I ). 
